Flip flops/Pulsed latches are one of the main contributors of dynamic power consumption. In this paper, a novel flip-flop (FF) using clock gating circuitry with embedded XOR, GEMFF, is proposed. Using post layout simulation with 45nm technology, GEMFF outperforms prior state-of-the-art flip-flop by 25.1% at 10% data switching activity in terms of power consumption.
Peiyi Zhao, William Cortes, Congyi Zhu, Tom Springer, (2021) "Clock gating flip-flop using embedded XoR circuitry" Computer Science & Information Technology (CS & IT), 11(8), pp 85-89. https://doi.org/10.5121/csit.2021.110809
AIRCC Publishing Corporation
Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 License.
This article was originally published in Computer Science & Information Technology (CS & IT), volume 11, issue 8, in 2021. https://doi.org/10.5121/csit.2021.110809