6-21-2018

Investigating on Through Glass via Based RF Passives for 3-D Integration

Libo Qian  
Ningbo University

Jifei Sang  
Ningbo University

Yinshui Xia  
Ningbo University

Jian Wang  
Ningbo University

Peiyi Zhao  
Chapman University, zhao@chapman.edu

Follow this and additional works at: https://digitalcommons.chapman.edu/scs_articles

Part of the Computer and Systems Architecture Commons, Data Storage Systems Commons, Digital Circuits Commons, Other Computer Engineering Commons, and the Other Computer Sciences Commons

Recommended Citation


This Article is brought to you for free and open access by the Science and Technology Faculty Articles and Research at Chapman University Digital Commons. It has been accepted for inclusion in Mathematics, Physics, and Computer Science Faculty Articles and Research by an authorized administrator of Chapman University Digital Commons. For more information, please contact laughtin@chapman.edu.
Investigating on Through Glass via Based RF Passives for 3-D Integration

Comments
This article was originally published in IEEE Journal of the Electron Devices Society, volume 6, in 2018. DOI: 10.1109/JEDS.2018.2849393

Copyright
IEEE
Investigating on Through Glass via Based RF Passives for 3-D Integration

LIBO QIAN\textsuperscript{1} (Member IEEE), JIFEI SANG\textsuperscript{1}, YINSHUI XIA\textsuperscript{1}, JIAN WANG\textsuperscript{1}, AND PEIYI ZHAO\textsuperscript{2}

\textsuperscript{1}Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo 315211, China
\textsuperscript{2}School of Computational Science, Chapman University, Orange, CA 92866 USA

CORRESPONDING AUTHOR: L. QIAN (e-mail: qianlibo@nbu.edu.cn)

This work was supported in part by the National Natural Science Foundation of China under Grant 61771268, Grant U1709218, Grant 61571248, and Grant 61671257, in part by the Science and Technology Fund of Zhejiang Province under Grant 2015C31090, in part by the Natural Science Foundation of Zhejiang under Grant LY17F040002, and in part by the work of K. C. W. Magna Fund in Ningbo University.

ABSTRACT
Due to low dielectric loss and low cost, glass is developed as a promising material for advanced interposers in 2.5-D and 3-D integration. In this paper, through glass vias (TGVs) are used to implement inductors for minimal footprint and large quality factor. Based on the proposed physical structure, the impact of various process and design parameters on the electrical characteristics of TGV inductors is investigated with 3-D electromagnetic simulator HFSS. It is observed that TGV inductors have identical inductance and larger quality factor in comparison with their through silicon via counterparts. Using TGV inductors and parallel plate capacitors, a compact 3-D band-pass filter (BPF) is designed and analyzed. Compared with some reported BPFs, the proposed TGV-based circuit has an ultra-compact size and excellent filtering performance.

INDEX TERMS
Through glass via inductor, integrated passive device, band-pass filter, 3-D integration.

I. INTRODUCTION
Through silicon via (TSV) based three dimensional integration is considered to be a promising alternative beyond Moore’s Law, in which TSVs are formed as vertical signal, power and thermal paths. Due to less area and high integration density, TSVs are also proposed as radio frequency (RF) passive components, such as TSV inductors and capacitors [1], [2]. However, TSVs in silicon interposers suffer from high electrical loss and high processing cost. To address these issues, glass is proposed as a compelling alternative to silicon interposers.

In comparison with silicon interposers, glass provides ultrahigh electrical resistivity, which makes TGVs own low electrical loss. Moreover, TGVs can be fabricated using low-cost panel processes and do not need to use via liners for electrical isolation [3]. Because of these advantages, TGVs have been studied aggressively. Tong et al. [4] proposed a wideband scalable circuit model for tapered through package vias in glass interposers. Cho et al. [5] experimentally and numerically investigated the impact of copper TGVs on the thermal performance of glass interposers. Based on TGV technology, Wei et al. [6] designed two compact waveguide structures and analyzed the transmission characteristics of these structures. Using the TGV as a min radiator, Hwangbo et al. [7] developed a directional TGV antenna for wireless point to point communication. Hsieh et al. [8] and Kim et al. [9] fabricated and measured through glass via RF inductors, respectively. The impact of turn number on the quality factor performance and inductance density was characterized in [9]. In addition to the number of turns, the performance of 3D inductors depends on other factors, such as via diameter, interposer height, via pitch and redistribution line parameters. These factors are taken into consideration when optimizing the inductor performance. Moreover, fewer researches have addressed the applications of the 3-D inductors in RF circuit design.

This study proposes the physical structure of TGV inductor and analyzes the impact of various process and design parameters on the inductance and quality factor of the inductor. Using TGV inductors and parallel plate capacitors, a TGV based 3-D band pass filter is designed and compared.
II. ELECTRICAL CHARACTERIZATION

Fig. 1 shows the physical structure of TGV-based inductor, which mainly consists of three parts: the TGVs, the top redistribution lines (RDLs) and the bottom RDLs. The basic parameters of the inductor are listed in Table 1 and the value of inductance $L$ and quality factor $Q$ can be obtained based on $Y$ parameters from full wave electromagnetic simulator (HFSS) [10]. In comparison with planar spiral structure, a distinct advantage of such a TGV inductor is the minimal footprint area and corresponding high inductance density. Moreover, the magnetic flux of the 3-D inductor run in parallel with the on-chip horizontal metal wires, therefore, the patterned ground shield technique used in 2-D planar inductor structure [11] for reducing EM interference is not required.

$$L = \text{Im}(1/Y_{11}) / 2\pi f$$
$$Q = \text{Im}(1/Y_{11}) / \text{Re}(1/Y_{11})$$

TABLE 1. Basic parameters of TGV inductor for electrical characterization.

<table>
<thead>
<tr>
<th>Process</th>
<th>Description</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TGV diameter</td>
<td>$D$</td>
<td>10$\mu$m</td>
</tr>
<tr>
<td></td>
<td>Interposer thickness</td>
<td>$L$</td>
<td>106$\mu$m</td>
</tr>
<tr>
<td></td>
<td>RDL height</td>
<td>$H$</td>
<td>2$\mu$m</td>
</tr>
<tr>
<td></td>
<td>Relative dielectric constant/Dielectric loss tangent of glass interposer</td>
<td>$\varepsilon_r / \tan\delta$</td>
<td>6.7/0.006</td>
</tr>
<tr>
<td>Design</td>
<td>Turn number</td>
<td>$N$</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>Loop pitch</td>
<td>$P$</td>
<td>50$\mu$m</td>
</tr>
<tr>
<td></td>
<td>RDL width</td>
<td>$W$</td>
<td>6$\mu$m</td>
</tr>
</tbody>
</table>

The impact of various technical parameters, including TGV diameter, interposer thickness, TGV pitch and the number of turns on the quality factor and inductance of TGV inductors is further investigated, hoping to aid guide making in TGV inductors design and fabrication.

Fig. 3 (a) shows the impact of TGV diameter on the quality factor and inductance of TGV inductors. Similar to solenoid inductors, the inductance of TGV inductors is mainly determined by external inductance $L_{\text{out}}$($L_{\text{out}} = \mu NA/P$, where $\mu$, $N$, $A$ and $P$ are the magnetic permeability, the number of turns, cross-sectional area and TGV pitch) [13]. The increase in TGV diameter decreases cross-sectional area of TGV inductors and therefore inductance values. The quality factor of inductors is defined as the ratio of the effective reactance $X_L$ ($X_L = \omega L$, $\omega$ is angular frequency) to the frequency-dependent AC resistance ($R_{\text{ac}}$). The increase in TGV diameter decreases via resistance and ohmic loss; therefore, it can be seen that the quality factor increases with TGV diameter and the slope is larger at high frequency region, in which the eddy current loss and skin loss are significantly reduced.

In a 3D interposer approach, TGVs are used to realize the high density interconnections between the devices on one side of the interposer and the devices on the other side. The increase in interposer thickness increases TGV height and effective cross-sectional area of TGV inductors; therefore, it can be seen that the inductance significantly increases with interposer thickness. As illustrated in Fig. 3 (b), interposer thickness varies from 60$\mu$m to 120$\mu$m, the inductance increases by 98.5%. Moreover, it is observed that the quality factor of TGV inductors increases with interposer thickness. The reason behind this is that the increase in reactance $X_L$ is more significant than that in AC resistance $R_{\text{ac}}$.

Fig. 3 (c) shows the impact of the number of turns on the quality factor and inductance of TGV inductors. As mentioned above, the external inductance of coils $L_{\text{out}}$ is proportional to the number of turns $N$; therefore, it is observed that the inductance of TGV inductors significantly increases with turn number, while the variation of the quality factor with turn number is very small. The results are consistent with the measure data in [9].

For a fixed number of turns, the increase in TGV pitch increases TGV inductor length ($N \times P$) and decreases the
inductance. As illustrated in Fig. 3 (d), TGV pitch varies from 50μm to 80μm, the inductance value decreases by 56%. On the other hand, the increase in TGV pitch also decreases the inductive coupling due to proximity effect and AC resistance $R_{ac}$. Finally, the variation of the quality factor with TGV pitch is very small.

**Figure 3.** Impact of (a) TGV diameter, (b) interposer thickness, (c) the number of turns (d) TGV pitch, (e) RDL height and (f) RDL width on the quality factor and inductance of TGV inductors.

The horizontal RDL is an important part of 3-D inductors. As shown in Fig. 3 (e) and Fig. 3 (f), the impact of RDL height and RDL width on the quality factor and inductance of TGV inductors is investigated. Because the increase in RDL height and width has a modest impact on the cross-sectional area of coil inductors, it is observed that the inductance $L$ varies slightly as the two parameters increase. For quality factor, the increase in RDL height and width decreases the equivalent resistance of inductors; therefore it can be seen that the quality factor of 3-D inductors increases as RDL height and width increase.

**III. TGV BASED BAND PASS FILTER**

Using 3D TGV inductors mentioned above and parallel plate capacitors, a compact 2nd order coupled-resonator band pass filter for 2.4-GHz WLAN application is designed in this section. As shown in Fig. 4, the filter consists of two LC resonators and three admittance inverters, in which the input inverters $J_{01}$ and output inverter $J_{23}$ are represented by L-type networks for impedance transformation purpose and the capacitive inverter between the resonator pairs $J_{12}$ can be represented by a π-type network as a coupling mechanism. $C_{01}$, $C_{12}$ and $C_{23}$ are input matching capacitor, coupling capacitor and output matching capacitor, respectively. The central frequency and pass-band can be tuned by varying the resonator components ($L_r$ and $C_r$). To obtain a good roll-off characteristic, an additional upper stop-band transmission zero is inserted by adding a series inductive element ($L_s$) in LC resonators.

According to filter specifications for WLAN applications, the filter should have a central frequency of 2.45GHz with an operational bandwidth of more than 100MHZ. The corresponding component values are then determined as follows: the $g_1$ value that gives a pass-band ripple of 0.5dB is selected as $g_0 = 1$, $g_1 = 1.4029$, $g_2 = 0.7071$ and $g_3 = 1.9841$ [14]. With (3)-(4) [15], the admittances of K/J inverters are then calculated as $J_{01} = 0.0125$, $J_{12} = 0.0111$, and $J_{23} = 0.0125$. Here $\omega_0 = 2\pi f_0$, $f_0$ is the central frequency of the pass band. FBW is the filter fractional width and characteristic impedance $Z_0 = 50\Omega$. The value of resonant inductor $L_r$ is set to be 1.2nH, which is a reasonable value for 3-D inductors implementation. For 2.45GHz resonant frequency, the value of resonator capacitor $C_r$ should be 3.5pF.

Using the closed formulas in (5), (6) and (7), the other component values are finally given as, $C_{01} = C_{23} = 1.10pF$, $C'_{01} = C'_{23} = 0.63pF$ and $C_{12} = 0.65pF$.

$$J_{01} = \frac{FBW}{\omega_0 L_r g_{01} g_1 Z_0}$$ (3)

$$J_{12} = \frac{FBW}{\omega_0 L_r \sqrt{g_{12} g_2}}$$ (4)

Using the closed formulas in (5), (6) and (7), the other component values are finally given as, $C_{01} = C_{23} = 1.10pF$, $C'_{01} = C'_{23} = 0.63pF$ and $C_{12} = 0.65pF$.

$$C_{01} = C_{23} = \frac{J_{01}}{\omega_0 \sqrt{1 - (J_{01}/Z_0)^2}}$$ (5)

$$C'_{01} = C'_{23} = \frac{C_{01}}{1 + (\omega_0 C_{01} Z_0)^2}$$ (6)

$$C_{12} = \frac{J_{12}}{\omega_0}$$ (7)

Based on the above parameters, the simplified lumped circuit model of the 2nd coupled resonator band-pass filter is proposed, as shown in Fig. 5 (a). Here $C'' = C_r - C'_{01} - C'_{12}$, which means the negative capacitor is absorbed into the resonator capacitor $C_r$. According to the decided schematic, the physical layout of the proposed filter is then derived. As illustrated in Fig. 5 (b), the resonant inductors and series elements are...
realized by TGV inductors and grounding via holes, respectively. The shunt-to-ground and coupled capacitors are both formed by the parallel plate structures. The resulting filter has an overall size of 440\(\mu\text{m}\times330\mu\text{m}\times150\mu\text{m}\).

![FIGURE 5. (a) Simplified lumped circuit model and (b) 3-D layout of the proposed 2.45GHz band-pass filter.](image)

Fig. 6 shows the frequency response of the proposed 3-D BPF obtained with HFSS. For comparison, the results obtained from ideal 2\(^{\text{nd}}\) order Butterworth BPFs are given. Herein insertion loss \(S_{21}\) and return loss \(S_{11}\) represent signal attenuation and reflection as it passes through a filter, respectively, which are two important figures of merit for the electrical filter. For an ideal filter, it would have zero insertion loss in the pass-band and infinite attenuation in the stop-band. From these results, it is seen that the proposed filter meets the specifications for WLAN applications. The pass-band is centered at 2.45GHz with the FBW is 31.5%. The insertion loss is less than 2.4dB and the return loss is greater than 15dB. An extra transmission zero is found at 6.5GHz. Due to parasitic parameters in glass interposer and interconnects, a slight deviation between the above two filters is observed. Increasing TGV diameters and RDL cross-sectional area would be effective ways to improve the insertion loss characteristics of the proposed filter and decrease the deviation between these two filters. The underlying reason is that the increase in TGV diameters and RDL cross-sectional area can significantly decrease their equivalent resistance and corresponding loss of signal power.

![FIGURE 6. Comparison of Scattering parameter.](image)

**TABLE 2. Performance comparison with some reported BPFs.**

<table>
<thead>
<tr>
<th>Technology</th>
<th>(f_0) (GHz)</th>
<th>(S_{21}) (dB)</th>
<th>(S_{11}) (dB)</th>
<th>FBW (%)</th>
<th>Size ((\mu\text{m}))</th>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>2.45</td>
<td>2.4</td>
<td>15</td>
<td>31.5</td>
<td>0.44(\times)0.33</td>
<td>TGV &amp; RDL</td>
</tr>
<tr>
<td>[16]</td>
<td>2.33</td>
<td>0.65</td>
<td>15</td>
<td>39.8</td>
<td>18.5(\times)18.5</td>
<td>Micro-strip</td>
</tr>
<tr>
<td>[17]</td>
<td>2.5</td>
<td>0.3</td>
<td>17</td>
<td>70</td>
<td>39.9(\times)5.6</td>
<td>Line</td>
</tr>
<tr>
<td>[18]</td>
<td>2.4</td>
<td>2.2</td>
<td>15</td>
<td>12.5</td>
<td>2.6(\times)2.6</td>
<td>LTCC</td>
</tr>
<tr>
<td>[15]</td>
<td>2.45</td>
<td>2.2</td>
<td>12</td>
<td>36.2</td>
<td>1.1(\times)2.3</td>
<td>IPD</td>
</tr>
<tr>
<td>[20]</td>
<td>2.0</td>
<td>2.2</td>
<td>18</td>
<td>40.5</td>
<td>1.7(\times)0.8</td>
<td></td>
</tr>
<tr>
<td>[21]</td>
<td>2.65</td>
<td>0.6</td>
<td>30</td>
<td>62.9</td>
<td>1(\times)0.5</td>
<td></td>
</tr>
</tbody>
</table>

Table 2 compares the performance of the proposed 3D BPF with respect to some reported filtering technology. In comparison with the filters with micro-strip line [16], [17] and LTCC technology [15], [18], it can be found that the proposed 3-D TGV filter has the noticeable advantages of a more compact size. This is attributed to the fact that the size of filters based on the transmission line structure is usually multiples of the quarter-wavelength. Using horizontal metal wires as on chip inductors and vertical through substrate vias as capacitors, various kinds of integrated passive devices have been proposed [19], [20] and [21]. Though the size advantage of the proposed filter is reduced as compared with the design based on the integrated passive device technology on a glass substrate [20], [21], the proposed filter exhibits lower fractional bandwidth and corresponding higher frequency sensitivity because of high quality factor of 3-D inductors.

**IV. CONCLUSION**

In this study, a TGV-based solenoid inductor is developed and the impact of various technical parameters on the electrical performance of the inductor is investigated. It is demonstrated that TGV inductors have high inductance and quality factor, which are appropriate as RF passive components. Based on the proposed TGV inductors and parallel plate capacitors, a coupled-resonator 2\(^{\text{nd}}\) band-pass filter is designed. Results show that the proposed filter has a more compact size in comparison with some reported BPFs and exhibits excellent filtering characteristics. Such a filter can be easily integrated into packages for miniaturized wireless communication system applications.
REFERENCES


LIBO QIAN received the B.S. degree in electromechanics, and the M.S. and Ph.D. degree in electronics science and technology from Xidian University, Xi’an, China, in 2007, 2010, and 2013, respectively. He currently serves as an Associate Professor with the Faculty of Electrical Engineering and Computer Science, Ningbo University. His current research interests include 3-D ICs based on the through silicon vias and signal integrity of high-speed interconnect circuits.

YINSHUI XIA received the B.S. degree in physics and the M.S. degree in electronic engineering from Hangzhou University, Zhejiang, China, in 1984 and 1991, respectively, and the Ph.D. degree in electronic engineering from Edinburgh Napier University, Edinburgh, U.K., in 2003. He was a Visiting Scholar with King’s College London in 1999. He then joined Edinburgh Napier University as a Research Assistant and an Enterprise Fellow from 2000 to 2005. He is currently a Professor with Ningbo University, Ningbo, China. His research interests include low-power digital circuit design, logic synthesis and optimization, and SoC design.

JIAN WANG received the B.S. degree in mathematics and the M.S. degree in electronics engineering from Anhui University in 2004 and 2007, respectively, and the Ph.D. degree in electronics engineering from Shanghai Jiao Tong University in 2012. He currently serves as an Associate Professor with the Faculty of Electrical Engineering and Computer Science, Ningbo University. His research interests include computational electromagnetic, electromagnetic compatibility, and low modern wireless mobile terminals.

PEIYI ZHAO received the B.S. degree in electronic engineering from Zhejiang University, Hangzhou, China, in 1987, and the Ph.D. degree in computer engineering from the University of Louisiana, Lafayette. He was with Ningbo Radio Factory, Ningbo, China, from 1987 to 1995, designing FM/AM radio, television, and tape cassette recorder. From 1995 to 1999, he was with Ningbo Huanghai Corporation. He has been a Graduate Student Researcher in the VLSI Research Group, Center for Advanced Computer Studies, University of Louisiana, Lafayette, since 2001. Since 2005, he has been an Assistant Professor with Chapman University, Orange, CA, USA. He has one U.S. patent. His research interests include digital/analog circuit design, low power design, and digital VLSI design.